### **Orthogone**

LICENSABLE INTELLECTUAL PROPERTY FOR FPGA, ASIC OR ASSP DESIGNS

## **25G** Ethernet MAC and PCS + RS-FEC

#### **APPLICATIONS**

Data Centers

**PRODUCT BRIEF** 

- Smart NIC
- Low-Latency Switches
- QoS-Based Packet Processing
- Test and Monitoring Equipment
- Backhaul Solution
- Video over IP

# ULTRA-LOW LATENCY, HIGH-SPEED, FLEXIBILITY AND SCALABILITY.

The 25G Ethernet MAC & PCS + RS-FEC is compliant with IEEE802.3by -2016 and 25/50G Ethernet Consortium specifications. The core is designed using advanced design techniques leading to unmatched ultra-low gate count utilization and great latency performances. It includes a rich set of standard and advanced features making it ideal for a large number of applications.

The IP core can support full wire line speed with a 64-byte packet length. It also supports back-to-back or mixed length traffic, up to jumbo frame size, with no dropped packets.

The core includes Reed Solomon FEC RS(528, 514, 10) with FEC bypass and error correction bypass capabilities. A second option of the IP core without RS-FEC is also available.

#### **GENERAL FEATURES**

Compliant with IEEE802.3by-2016 and 25/50G Ethernet Consortium Ethernet MAC supports 25GbE line rate with flexible feature set Soft PCS logic interfacing to standard serial transceiver at 25.78125Gbps


www.orthogone.com

Developers of the Seemingly Impossible



Contact us for a personalized evaluation and to discuss the best way to try our products.





#### **KEY BENEFITS**

- Industry leading performances
- Ultra-low gate count
- Ultra-low latency
- Ease of use
- Flexibility & scalability
- Supports wide range of FPGA devices
- High timing margin

#### MAC FEATURES

- Deficit idle counter (DIC) to maintain a 12-byte inter-packet gap (IPG) average
- Programmable IPG length
- Programmable Maximum Receive Unit (MRU), Maximum Transmission Unit
- User facing logic interface 64-bit @ ~402.8MHz
- Ethernet flow control and congestion management using pause frames with programmable quanta
- Programmable Tx minimum packet length with enable/disable padding option
- Programmable Rx minimum packet length
- Tx Frame Check Sequence (FCS) computation and insertion
- Programmable Tx FCS pass-through and corruption insertion modes
- Programmable keep/strip Rx FCS
- Programmable Rx FCS error detection and marking
- Programmable Tx and Rx large frame threshold detection
- Programmable Tx and Rx path VLAN detection (Programmable TPID, stacked VLAN)
- Programmable Rx frame discard & marking
- Configurable statistics vector and collector on transmit and receive MAC data

#### **PCS FEATURES**

- Supports 25GBASE-R PHY based on 64B/66B encoding and scrambling
- Supports block synchronization and BER monitor
- Configurable statistics vector and collector on transmit and receive PCS



Contact us for a personalized evaluation and to discuss the best way to try our products.

#### **DELIVERABLES**

- Datasheet & user guide
- Encrypted Verilog
- Constraints file
- Reference design
- Technical support
- Optional IP design customization

#### **RS-FEC FEATURES**

- Built-In Reed Solomon FEC RS(528, 514, 10) with FEC bypass and error correction bypass capabilities
- Pre-compilation setting to include or not RS-FEC option (MAC/PCS/PMA or MAC/PCS/PMA + RS-FEC)
- Statistics information for RS-FEC decoder (FEC align status, corrected & uncorrected FEC codewords)

#### PERFORMANCES OVERVIEW

#### 25G MAC/PCS

Device Family <sup>(1)</sup>	Rate [Gbps]	Resources Utilization <sup>(2)</sup>			Core clock	Wire to Wire Round-Trip
		LUTs ALMs	FFs	BRAM	[MHz]	Latency <sup>(3)</sup>
UltraScale +	25-Gbps	4.98k	7.34k	0	~ 402MHz	114 ns
Stratix-10	25-Gbps	4.68k	8.26k	< 1%	~ 402MHz	134 ns

#### ORDERING INFORMATION 25G MAC+PCS ENET-025G-L-01

25G MAC+PCS + RS-FEC ENET-025G-R-01

sales@orthogone.com 514.316.1917 x777



#### 25G MAC/PCS + RS-FEC

Device Family <sup>(1)</sup>	Rate [Gbps]	Resources Utilization <sup>(2)</sup>			Core clock	Wire to Wire Round-Trip
		LUTS ALMS	FFs	BRAM	[MHz]	Latency <sup>(3)</sup>
UltraScale +	25-Gbps	13.1k	14.4k	5	~ 402MHz	713 ns
Stratix-10	25-Gbps	12.5k	20.8k	< 1%	~ 402MHz	730 ns

Other FPGA platforms are also supported. Performances provided for mid speed grade (-2).
Resources utilization includes statistics counters

(3) Latency: Transceiver + PCS + MAC (Tx + Rx)